zFx_MSIX_CAP_TABLE_BIR_2 (CPM4_PCIE0_ATTR) Register

Versal Adaptive SoC Register Reference (AM012)

Document ID
AM012
Release Date
2023-08-29
Revision
1.3

zFx_MSIX_CAP_TABLE_BIR_2 (CPM4_PCIE0_ATTR) Register Description

Register NamezFx_MSIX_CAP_TABLE_BIR_2
Relative Address0x0000000688
Absolute Address 0x00FCA50688 (CPM4_PCIE0_ATTR)
Width32
TyperwNormal read/write
Reset Value0x00000000
DescriptionMSI-X Table BIR. This value is transferred to the MSI-X Table BIR field. Set to 0 if MSI-X is not enabled.When AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE = TRUE, only PF0 value will be used.

This register should only be written to during reset of the PCIe block

zFx_MSIX_CAP_TABLE_BIR_2 (CPM4_PCIE0_ATTR) Register Bit-Field Summary

Field NameBitsTypeReset ValueDescription
attr 2:0rwNormal read/write0x0MSI-X Table BIR. This value is transferred to the MSI-X Table BIR field. Set to 0 if MSI-X is not enabled.When AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE = TRUE, only PF0 value will be used.