PFx_MSI_CAP_NEXTPTR_0 (CPM4_PCIE0_ATTR) Register Description
| Register Name | PFx_MSI_CAP_NEXTPTR_0 |
|---|
| Relative Address | 0x00000005F0 |
|---|
| Absolute Address |
0x00FCA505F0 (CPM4_PCIE0_ATTR)
|
|---|
| Width | 32 |
|---|
| Type | rwNormal read/write |
|---|
| Reset Value | 0x00000000 |
|---|
| Description | MSI Capabilitys Next Capability Offset pointer to the next item in the capabilities list, or 00h if this is the final capability. |
|---|
This register should only be written to during reset of the PCIe block
PFx_MSI_CAP_NEXTPTR_0 (CPM4_PCIE0_ATTR) Register Bit-Field Summary
| Field Name | Bits | Type | Reset Value | Description |
|---|
| attr | 7:0 | rwNormal read/write | 0x0 | MSI Capabilitys Next Capability Offset pointer to the next item in the capabilities list, or 00h if this is the final capability. |