Programming Model

Versal Adaptive SoC Technical Reference Manual (AM011)

Document ID
Release Date
1.6 English

Many system resets are managed by the PLM and PSM firmware. The PLM firmware manages the power and resets at the device level and for the PMC, NoC, DDRMC, and integrated hardware subsystems. The PSM manages the power and resets of the processing system.

System software can request that domains and blocks be reset or powered down by writing to the PMC and PSM global registers.

See Reset Service Requests register.

The cause of device-level resets is recorded in the CRP RESET_REASON register.