All clock frequency dividers have the same functionality and programming model. The basic design is shown in the following figure.
Note: Not all of the PLL source clock
choices shown are always available. See the register reference. For example, the RPLL
and APLL reference clocks cannot drive the PMC clock frequency dividers.
Figure 1.
Clock Frequency
Divider Block Diagram
