Transmit FIFO

Versal Adaptive SoC Technical Reference Manual (AM011)

Document ID
Release Date
1.6 English

The transmit FIFO is an 8-bit wide and 32 location deep FIFO memory buffer. Data written across the APB interface is stored in the FIFO until read out by the transmit logic. The transmit FIFO can be disabled to act like a one-byte holding register.