Events and Performance Monitor Unit

Versal Adaptive SoC Technical Reference Manual (AM011)

Document ID
Release Date
1.6 English

The processor includes logic to detect various events that can occur, for example, a cache miss. These events provide useful information about the behavior of the processor to use when debugging or profiling code.

The events are made visible on an output event bus and can be counted using registers in the performance monitoring unit (PMU). The registers are located in the DBG_A720_PMU and DBG_A721_PMU register modules for APU0 and APU1.