Reset Reason Register

Versal Adaptive SoC Technical Reference Manual (AM011)

Document ID
Release Date
1.6 English

The reset reason register latches the cause of the previous system-level reset. All register bits are read and write 1 to clear (R, WTC).

The reset reason register is only reset by an external POR and is write-protected by the CRP WPROT register.