The UltraScale Devices Gen3 Integrated Block for PCIe core optionally supports the MSI-X interrupt and its signaling, which is shown in the following figure. The MSI-X vector table and the MSI-X Pending Bit Array need to be implemented as part of the user logic, by claiming a BAR aperture.
Figure 1. MSI-X Mode
