Additional Transceiver Control and Status Ports - 4.4 English - PG156

UltraScale Devices Gen3 Integrated Block for PCI Express LogiCORE IP Product Guide (PG156)

Document ID
PG156
Release Date
2024-12-06
Version
4.4 English

When this option is selected, transceiver debug and status ports are brought to the core boundary level.