Specifies options for AtomicOps and TPH Completer support. See the Device Capability register 2 description in Chapter 7 of the PCI Express Base Specification [Ref 2] for more information. These settings apply to both physical functions if PF1 is enabled .