As measured from a data octet input into the core on rxdata[7:0]
from the serial transceiver interface (until
that data appears on gmii_rxd[7:0]
of the receiver side
GMII), the latency through the core in the receive direction is six clock periods of
userclk2
.