This module controls delays on a per bit basis, It controls the delay values for IDELAYE3s and hence the sampling point for incoming receive data.
The following file describes the delay controller:
<project_dir>/<project_name>/<project_name>.srcs/sources1/ip/<component_name>/synth/sgmii_lvds_transceiver/<component_name>_delay_controller_wrap.v