The following figure shows the most common reset structure for the core connected to the serial or LVDS transceiver. The grayed out region indicates the logic that is activated under certain conditions based on the core configuration.
Figure 1. Reset Structure for Core with Transceiver
