The Shared Logic tab is not available on Versal adaptive SoC cores. The following figure shows the Vivado IDE Shared Logic tab of the CPRI core.
Figure 1. Shared Logic Tab
If the shared logic is included in the core the common clocking and transceiver logic for the CPRI core is generated in a support layer around the core. See Example Design.