This option is available when a slave core is generated on Artix 7 devices. The parameter controls whether the core clocks the transceiver receive PLL with a free running or a recovered reference clock. See Free Running Receiver Reference Clock (Artix 7 Only).