This option is not available on Versal adaptive SoC. When this option is selected, additional transceiver signals are routed out of the core for user control. These include polarity and TX driver control. See Designing with the Core for more information on transceiver debug interface and transceiver data monitor interface.