The core has been used in several test platforms within Xilinx to verify both a Master and Slave CPRI configuration.