Cores Supporting 9,830.4 Mb/s - 8.11 English

• UltraScale architecture, Zynq-7000 SoC, Virtex-7, and Kintex-7 devices : The additional delay is eight datapath clock cycles, or 320 UI.