Concurrent signal assignments are concurrently active and re-evaluated when any signal on the right side of the assignment changes value. The re-evaluated result is assigned to the signal on the left-hand side.
Supported types of concurrent signal assignments are: Simple Signal Assignment Example, and Concurrent Selection Assignment Example (VHDL).