CLOCK_BUFFER_TYPE Verilog example

CLOCK_BUFFER_TYPE Verilog example - 2024.1 English

Vivado Design Suite User Guide: Synthesis (UG901)

Document ID

UG901

Release Date

2024-06-28

Version

2024.1 English

(* clock_buffer_type = "none" *) input clk1;