CLOCK_BUFFER_TYPE Verilog example - 2024.2 English - UG901
Vivado Design Suite User Guide: Synthesis (UG901)
Document ID
UG901
Release Date
2024-12-11
Version
2024.2 English
(* clock_buffer_type = "none" *) input clk1;