Behavioral Verilog Module Declaration Example Two - 2025.1 English - UG901

Vivado Design Suite User Guide: Synthesis (UG901)
Document ID
UG901
Release Date
2025-06-11
Version
2025.1 English
module example ( input A, inputB, output O
);

assign O = A & B;
endmodule