SHREG_EXTRACT Verilog Example - 2024.2 English - UG901
Vivado Design Suite User Guide: Synthesis (UG901)
Document ID
UG901
Release Date
2024-12-11
Version
2024.2 English
(* shreg_extract = "no" *) reg [16:0] my_srl;