RETIMING_FORWARD VHDL Example - 2024.2 English - 2024.1 English

Vivado Design Suite User Guide: Synthesis (UG901)
Document ID
UG901
Release Date
2024-11-13
Version
2024.2 English
attribute retiming_forward : integer;
attribute retiming_forward of my_sig : signal is 1;