RETIMING_BACKWARD VHDL Example - 2024.1 English

Vivado Design Suite User Guide: Synthesis (UG901)
Document ID
UG901
Release Date
2024-06-28
Version
2024.1 English
attribute retiming_backward : integer;
attribute retiming_backward of my_sig : signal is 1;