Signed Expressions - 2024.2 English - UG901

Vivado synthesis supports both signed and unsigned operations. Signals can be declared as unsigned or signed. For example:

logic [5:0] reg1;
logic signed [5:0] reg2;