RETIMING_BACKWARD Verilog Example - 2024.1 English

Vivado Design Suite User Guide: Synthesis (UG901)

Document ID
UG901
Release Date
2024-05-30
Version
2024.1 English
(*retiming_backward = 1 *) reg my_sig;