RAM_STYLE Verilog Example - 2024.1 English

Vivado Design Suite User Guide: Synthesis (UG901)

Document ID
UG901
Release Date
2024-05-30
Version
2024.1 English
(* ram_style = "ultra" *) reg [data_size-1:0] myram [2**addr_size-1:0];