SHREG_EXTRACT VHDL Example - 2024.2 English - UG901

Vivado Design Suite User Guide: Synthesis (UG901)
Document ID
UG901
Release Date
2024-12-11
Version
2024.2 English
attribute shreg_extract : string;
attribute shreg_extract of my_srl : signal is "no";