FSM_SAFE_STATE Verilog Example - 2024.1 English

Vivado Design Suite User Guide: Synthesis (UG901)

Document ID
UG901
Release Date
2024-05-30
Version
2024.1 English
(* fsm_safe_state = "reset_state" *) reg [7:0] my_state;