VHDL predefined IEEE real type and IEEE math_real
packages are supported only for calculations such as the calculation of generics values,
and cannot be used to describe synthesizable functionality.
VHDL predefined IEEE real type and IEEE math_real
packages are supported only for calculations such as the calculation of generics values,
and cannot be used to describe synthesizable functionality.