Verilog Module Example - 2024.1 English
Vivado Design Suite User Guide: Synthesis (UG901)
Document ID
UG901
Release Date
2024-06-28
Version
2024.1 English
(* DONT_TOUCH = "yes" *) module example_dt_ver (clk, In1, In2, out1);