You can model VHDL combinatorial logic with a process, which explicitly assigns signals a new value every time the process is executed.
Important: No signals should implicitly retain its current
value, and a process can contain local variables.
You can model VHDL combinatorial logic with a process, which explicitly assigns signals a new value every time the process is executed.