True Dual-Port Block RAM Examples - 2024.2 English
Vivado Design Suite User Guide: Synthesis (UG901)
Document ID
UG901
Release Date
2024-12-11
Version
2024.2 English
The following sections provide VHDL and Verilog coding examples for True Dual-Port Block RAM.