RW_ADDR_COLLISION VHDL Example - 2024.1 English

Vivado Design Suite User Guide: Synthesis (UG901)
Document ID
UG901
Release Date
2024-06-28
Version
2024.1 English
attribute rw_addr_collision : string;
attribute rw_addr_collision of my_ram : signal is "yes";