RW_ADDR_COLLISION VHDL Example - 2024.2 English - UG901
Vivado Design Suite User Guide: Synthesis (UG901)
Document ID
UG901
Release Date
2024-12-11
Version
2024.2 English
attribute rw_addr_collision : string; attribute rw_addr_collision of my_ram : signal is "yes";