The following sections provide VHDL and Verilog coding examples for asymmetric RAMs.
Note: Asymmetric RAMs with byte-write enables are not
supported with RTL inference. Please use the XPM flow if this is needed.
The following sections provide VHDL and Verilog coding examples for asymmetric RAMs.