Combinatorial logic is modeled efficiently by Verilog time control statements: Delay time control statement [#] Event control time control statement [@]