Vivado synthesis supports Verilog gate-level primitives except as shown in the Table 1.
Vivado synthesis does not support Verilog switch-level primitives, such as the following:
cmos, nmos, pmos, rcmos, rnmos, rpmos rtran, rtranif0, rtranif1, tran, tranif0, tranif1