Arrays of Reg and Wire - 2024.1 English
Vivado Design Suite User Guide: Synthesis (UG901)
Document ID
UG901
Release Date
2024-06-28
Version
2024.1 English
Verilog allows arrays of
reg
and
wire
.