Verilog Syntax Example - 2024.1 English
Vivado Design Suite User Guide: Synthesis (UG901)
Document ID
UG901
Release Date
2024-06-28
Version
2024.1 English
// Marks an internal wire for debug (* MARK_DEBUG = "TRUE" *) wire debug_wire,