Case Sensitivity - 2024.1 English

Vivado Design Suite User Guide: Synthesis (UG901)

Document ID
Release Date
2024.1 English

Vivado synthesis supports Verilog case sensitivity despite the potential of name collision.

  • Because Verilog is case-sensitive, the names of modules, instances, and signals can theoretically be made unique by changing capitalization.
    • Vivado synthesis can synthesize a design in which instance and signal names differ only by capitalization.
    • Vivado synthesis errors out when module names differ only by capitalization.
  • Do not rely on capitalization alone to make object names unique. Capitalization alone can cause problems in mixed language projects.