Verilog Test Selection - 2.0 English

You can change the test case by editing the usr_pci_exp_usrapp_tx.v file. Look for the "testname" assignment and modify the test case.