Implementation Design Overview - 2.0 English

Versal Adaptive SoC DMA and Bridge Subsystem for PCI Express Product Guide (PG344)

Document ID
PG344
Release Date
2023-11-10
Version
2.0 English

For implementation design, the AXI Block RAM controller can be used as a scratch pad memory to write and read to Block RAM locations.