The core wrapper includes: An example Verilog HDL or VHDL wrapper (instantiates the cores and example design). A customizable demonstration test bench to simulate the example design.