Verilog Flow - 1.0 English

The Root Port Model provides a mechanism for outputting the simulation waveform to a file using the +dump_all command line parameter.