Available Tests - 1.0 English

Versal Adaptive SoC Integrated Block for PCI Express LogiCORE IP Product Guide (PG343)

Document ID
Release Date
1.0 English

The following table describes the tests provided with the Root Port Model.

Table 1. Root Port Model Provided Tests
Test Name Language Description
sample_smoke_test0 Verilog Issues a PCI Type 0 Configuration Read TLP and waits for the completion TLP; and compares the value returned with the expected Device/Vendor ID value.
sample_smoke_test1 Verilog Performs the same operation as sample_smoke_test0 but makes use of expectation tasks. This test uses two separate test program threads: one thread issues the PCI Type 0 Configuration Read TLP and the second thread issues the Completion with Data TLP expectation task. This test illustrates the form for a parallel test that uses expectation tasks. This test form allows for confirming reception of any TLPs from your design. Additionally, this method can be used to confirm reception of TLPs when ordering is unimportant.