Verilog Usage Restrictions - 2022.1 English

Verilog usage restrictions in Vivado synthesis include the following:

•Case Sensitivity

•Blocking and Non-Blocking Assignments

•Integer Handling