Example with Custom Attribute on a Signal (Verilog) - 2022.1 English

Vivado Design Suite User Guide: Synthesis (UG901)

Document ID
UG901
Release Date
2022-06-06
Version
2022.1 English

(* my_att = "my_value", DONT_TOUCH = "yes" *) reg my_signal;