VHDL Component Example - 2022.1 English

entity rtl of test is

attribute dont_touch : string;

   component my_comp

   port (

   in1 : in std_logic;

   out1 : out std_logic);

end component;

attribute dont_touch of my_comp : component is "yes";