RETIMING_FORWARD Example (VHDL) - 2022.1 English

Vivado Design Suite User Guide: Synthesis (UG901)
Document ID
UG901
Release Date
2022-06-06
Version
2022.1 English

attribute retiming_forward : integer;

attribute retiming_forward of my_sig : signal is 1;