VHDL Predefined IEEE Real Type and IEEE Math_Real Packages - 2022.1 English

VHDL predefined IEEE real type and IEEE math_real packages are supported only for calculations such as the calculation of generics values, and cannot be used to describe synthesizable functionality.